首页| JavaScript| HTML/CSS| Matlab| PHP| Python| Java| C/C++/VC++| C#| ASP| 其他|
购买积分 购买会员 激活码充值

您现在的位置是:虫虫源码 > 其他 > PCI Verilog RTL代码、文档

PCI Verilog RTL代码、文档

资 源 简 介

应用背景PCI的Verilog RTL代码,应用程序,台,lib,SIM卡,SYN(PCI数据文件,数据表,设计文档,并规范)关键技术总线,异步复位触发器,(地址)解码器,FIFO,框架,寄存器,桥,多路复用器,主/从,奇偶校验,RAM,同步器,时间刻度,

文 件 列 表

apps
crt
rtl
verilog
README.txt
sw
driver
fb
Makefile
crt
rtl
verilog
verilog
crtc_iob.v
pci_user_constants.v
ssvga_crtc.v
ssvga_defines.v
ssvga_fifo.v
ssvga_top.v
ssvga_wbm_if.v
ssvga_wbs_if.v
timescale.v
top.v
pci_behavioral_pci2pci_bridge.v
pci_behaviorial_device.v
pci_behaviorial_master.v
pci_behaviorial_target.v
pci_blue_arbiter.v
pci_blue_constants.vh
pci_blue_options.vh
pci_bus_monitor.v
pci_regression_constants.v
pci_testbench_defines.v
pci_unsupported_commands_master.v
system.v
wb_bus_mon.v
wb_master32.v
wb_master_behavioral.v
wb_slave_behavioral.v
async_reset_flop.v
bus_commands.v
cbe_en_crit.v
conf_cyc_addr_dec.v
conf_space.v
cur_out_reg.v
decoder.v
delayed_sync.v
delayed_write_reg.v
fifo_control.v
frame_crit.v
frame_en_crit.v
frame_load_crit.v
irdy_out_crit.v
mas_ad_en_crit.v
mas_ad_load_crit.v
mas_ch_state_crit.v
meta_flop.v
out_reg.v
par_crit.v
pciw_fifo_control.v
pciw_pcir_fifos.v
pci_bridge32.v
pci_constants.v
pci_decoder.v
pci_in_reg.v
pci_io_mux.v
pci_io_mux_ad_en_crit.v
pci_io_mux_ad_load_crit.v
pci_master32_sm.v
pci_master32_sm_if.v
pci_parity_check.v
pci_ram_16x40d.v
pci_rst_int.v
pci_target32_clk_en.v
pci_target32_devs_crit.v
pci_target32_interface.v
pci_target32_sm.v
pci_target32_stop_crit.v
pci_target32_trdy_crit.v
pci_target_unit.v
pci_tpram.v
pci_user_constants.v
perr_crit.v
perr_en_crit.v
serr_crit.v
serr_en_crit.v
synchronizer_flop.v
sync_module.v
timescale.v
top.v
wbr_fifo_control.v
wbw_fifo_control.v
wbw_wbr_fifos.v
wb_addr_mux.v
wb_master.v
wb_slave.v
wb_slave_unit.v
wb_tpram.v
bench
verilog
doc
pci_databook.doc
pci_databook.pdf
pci_datasheet.doc
pci_datasheet.pdf
pci_design_document.doc
pci_design_document.pdf
pci_specification.doc
pci_specification.pdf
lib
README.txt
sim
rtl_sim
bin
rtl_sim
bin
artisan_file_list.lst
cds.lib
hdl.var
nc.scr
ncelab.args
ncelab_xilinx.args
ncsim.args
ncsim.rc
ncsim_waves.rc
ncvlog_artisan.args
ncvlog_artisan.scr
ncvlog_rtl.args
ncvlog_sim.args
ncvlog_xilinx.args
ncvlog_xilinx.scr
nc_artisan.scr
nc_xilinx.scr
nc_xilinx_artisan.scr
rtl_file_list.lst
sim_file_list.lst
vs_file_list.lst
xilinx_file_list.lst
syn
scr
scr
analyze_design.inc
cons_art_umc18.inc
cons_pci_ports.inc
cons_vs_umc18.inc
cons_wb_ports.inc
elaborate_design.inc
read_design.inc
reports.inc
save_design.inc
select_tech.inc
set_env.inc
tech_vs_umc18.inc
top_pci32.scr
VIP VIP
0.197932s