基本逻辑门电路的设计方法，或门的VHDL的设计让你更容易步入VHDL的设计氛围中，简单的或门编制-Basic logic gate circuit design methods, or the door of the VHDL design allows you to more easily into the VHDL design environment, the simple OR gate preparation
SHOW FULL COLUMNS FROM `jrk_downrecords` [ RunTime:0.001837s ]
SELECT `a`.`aid`,`a`.`title`,`a`.`create_time`,`m`.`username` FROM `jrk_downrecords` `a` INNER JOIN `jrk_member` `m` ON `a`.`uid`=`m`.`id` WHERE `a`.`status` = 1 GROUP BY `a`.`aid` ORDER BY `a`.`create_time` DESC LIMIT 10 [ RunTime:0.131337s ]
SHOW FULL COLUMNS FROM `jrk_tagrecords` [ RunTime:0.001772s ]
SELECT * FROM `jrk_tagrecords` WHERE `status` = 1 ORDER BY `num` DESC LIMIT 20 [ RunTime:0.002905s ]
SHOW FULL COLUMNS FROM `jrk_member` [ RunTime:0.001874s ]
SELECT `id`,`username`,`userhead`,`usertime` FROM `jrk_member` WHERE `status` = 1 ORDER BY `usertime` DESC LIMIT 10 [ RunTime:0.005877s ]
SHOW FULL COLUMNS FROM `jrk_searchrecords` [ RunTime:0.001594s ]
SELECT * FROM `jrk_searchrecords` WHERE `status` = 1 ORDER BY `num` DESC LIMIT 5 [ RunTime:0.005506s ]
SELECT aid,title,count(aid) as c FROM `jrk_downrecords` GROUP BY `aid` ORDER BY `c` DESC LIMIT 10 [ RunTime:0.021822s ]
SHOW FULL COLUMNS FROM `jrk_articles` [ RunTime:0.001925s ]
UPDATE `jrk_articles` SET `hits` = 1 WHERE `id` = 206594 [ RunTime:0.001805s ]
