USB接口控制器参考设计VHDL代码,方便开发FPGA人员进行USB的开发，是一个不错的源码。-USB interface controller reference design VHDL code, facilitate the development of FPGA personnel USB development, is a good source.
SHOW FULL COLUMNS FROM `jrk_downrecords` [ RunTime:0.001480s ]
SELECT `a`.`aid`,`a`.`title`,`a`.`create_time`,`m`.`username` FROM `jrk_downrecords` `a` INNER JOIN `jrk_member` `m` ON `a`.`uid`=`m`.`id` WHERE `a`.`status` = 1 GROUP BY `a`.`aid` ORDER BY `a`.`create_time` DESC LIMIT 10 [ RunTime:0.087677s ]
SHOW FULL COLUMNS FROM `jrk_tagrecords` [ RunTime:0.001233s ]
SELECT * FROM `jrk_tagrecords` WHERE `status` = 1 ORDER BY `num` DESC LIMIT 20 [ RunTime:0.001906s ]
SHOW FULL COLUMNS FROM `jrk_member` [ RunTime:0.001221s ]
SELECT `id`,`username`,`userhead`,`usertime` FROM `jrk_member` WHERE `status` = 1 ORDER BY `usertime` DESC LIMIT 10 [ RunTime:0.003718s ]
SHOW FULL COLUMNS FROM `jrk_searchrecords` [ RunTime:0.001112s ]
SELECT * FROM `jrk_searchrecords` WHERE `status` = 1 ORDER BY `num` DESC LIMIT 5 [ RunTime:0.003191s ]
SELECT aid,title,count(aid) as c FROM `jrk_downrecords` GROUP BY `aid` ORDER BY `c` DESC LIMIT 10 [ RunTime:0.014658s ]
SHOW FULL COLUMNS FROM `jrk_articles` [ RunTime:0.001462s ]
UPDATE `jrk_articles` SET `hits` = 1 WHERE `id` = 197722 [ RunTime:0.001201s ]
