介绍了vhdl设计fpga时仿真和综合的过程，包括软件的应用和一些注意事项，相信会对大家有所帮助-introduced a VHDL design and simulation when they simply integrated process, including software applications and some attention to matters, we believe it will help
SHOW FULL COLUMNS FROM `jrk_downrecords` [ RunTime:0.001519s ]
SELECT `a`.`aid`,`a`.`title`,`a`.`create_time`,`m`.`username` FROM `jrk_downrecords` `a` INNER JOIN `jrk_member` `m` ON `a`.`uid`=`m`.`id` WHERE `a`.`status` = 1 GROUP BY `a`.`aid` ORDER BY `a`.`create_time` DESC LIMIT 10 [ RunTime:0.109391s ]
SHOW FULL COLUMNS FROM `jrk_tagrecords` [ RunTime:0.001169s ]
SELECT * FROM `jrk_tagrecords` WHERE `status` = 1 ORDER BY `num` DESC LIMIT 20 [ RunTime:0.001973s ]
SHOW FULL COLUMNS FROM `jrk_member` [ RunTime:0.001202s ]
SELECT `id`,`username`,`userhead`,`usertime` FROM `jrk_member` WHERE `status` = 1 ORDER BY `usertime` DESC LIMIT 10 [ RunTime:0.003616s ]
SHOW FULL COLUMNS FROM `jrk_searchrecords` [ RunTime:0.001009s ]
SELECT * FROM `jrk_searchrecords` WHERE `status` = 1 ORDER BY `num` DESC LIMIT 5 [ RunTime:0.003518s ]
SELECT aid,title,count(aid) as c FROM `jrk_downrecords` GROUP BY `aid` ORDER BY `c` DESC LIMIT 10 [ RunTime:0.014942s ]
SHOW FULL COLUMNS FROM `jrk_articles` [ RunTime:0.001426s ]
UPDATE `jrk_articles` SET `hits` = 1 WHERE `id` = 321868 [ RunTime:0.001474s ]
