资 源 简 介
Wavelets have widely been used in many signal and image processing applications. In this paper, a new
serial-parallel architecture for wavelet-based image compression is introduced. It is based on a 4-tap wavelet
transform, which is realised using some FIFO memory modules implementing a pixel-level pipeline
architecture to compress and decompress images. The real filter calculation over 4 ・ 4 window blocks is
done using a tree of carry save adders to ensure the high speed processing required for many applications.
The details of implementing both compressor and decompressor sub-systems are given. The primarily analysis
reveals that the proposed architecture, implemented using current VLSI technologies, can process a
video stream in real time.-Wavelets have been widely used in many sign al and image processing applications. In this p aper. a new serial-parallel architecture for wavele t-based image compression is introduced. It is based on a 4-tap wavelet transform. whic
文 件 列 表
小波变换的FPGA实现的文章资料
design flow for speeding-up dsp applications in heterogeneous reconfigurable systems .pdf
Design and performance of a pixel-level pipelined-parallel architecture for high speed wavelet-based image compression .pdf
Design of a field programmable gate array-based platform for real-time de-noising of optical imaging signals using wavelet transforms .pdf
Flexible architecture for the implementation of the two-dimensional discrete wavelet transform (2D-DWT) oriented to FPGA devices .pdf
FPGA-based lifting wavelet processor for real-time signal detection .pdf
Microprocessor-based FPGA implementation of SPIHT image compression subsystems .pdf
Real-time 2-D wavelet transform implementation for HDTV compression.pdf
