用VHDL硬件描述语言开发的miniUART接口IP Core,用户可以将其嵌入到自己的FPGA模块中。-VHDL hardware description language developed by miniUART Interface IP Core, Users can be embedded into their own FPGA module.
SHOW FULL COLUMNS FROM `jrk_downrecords` [ RunTime:0.001293s ]
SELECT `a`.`aid`,`a`.`title`,`a`.`create_time`,`m`.`username` FROM `jrk_downrecords` `a` INNER JOIN `jrk_member` `m` ON `a`.`uid`=`m`.`id` WHERE `a`.`status` = 1 GROUP BY `a`.`aid` ORDER BY `a`.`create_time` DESC LIMIT 10 [ RunTime:0.090904s ]
SHOW FULL COLUMNS FROM `jrk_tagrecords` [ RunTime:0.001295s ]
SELECT * FROM `jrk_tagrecords` WHERE `status` = 1 ORDER BY `num` DESC LIMIT 20 [ RunTime:0.002113s ]
SHOW FULL COLUMNS FROM `jrk_member` [ RunTime:0.001241s ]
SELECT `id`,`username`,`userhead`,`usertime` FROM `jrk_member` WHERE `status` = 1 ORDER BY `usertime` DESC LIMIT 10 [ RunTime:0.003589s ]
SHOW FULL COLUMNS FROM `jrk_searchrecords` [ RunTime:0.001077s ]
SELECT * FROM `jrk_searchrecords` WHERE `status` = 1 ORDER BY `num` DESC LIMIT 5 [ RunTime:0.003193s ]
SELECT aid,title,count(aid) as c FROM `jrk_downrecords` GROUP BY `aid` ORDER BY `c` DESC LIMIT 10 [ RunTime:0.014443s ]
SHOW FULL COLUMNS FROM `jrk_articles` [ RunTime:0.001285s ]
UPDATE `jrk_articles` SET `hits` = 1 WHERE `id` = 179934 [ RunTime:0.001464s ]
