4通道12位AD芯片 AD7862控制模块,VHDL源代码,适于单次转换采样,250K采样率.-4-channel 12-bit AD chip AD7862 control module, VHDL source code, suitable for single conversion sampling, 250K sampling rate.
SHOW FULL COLUMNS FROM `jrk_downrecords` [ RunTime:0.001373s ]
SELECT `a`.`aid`,`a`.`title`,`a`.`create_time`,`m`.`username` FROM `jrk_downrecords` `a` INNER JOIN `jrk_member` `m` ON `a`.`uid`=`m`.`id` WHERE `a`.`status` = 1 GROUP BY `a`.`aid` ORDER BY `a`.`create_time` DESC LIMIT 10 [ RunTime:0.091518s ]
SHOW FULL COLUMNS FROM `jrk_tagrecords` [ RunTime:0.001244s ]
SELECT * FROM `jrk_tagrecords` WHERE `status` = 1 ORDER BY `num` DESC LIMIT 20 [ RunTime:0.001964s ]
SHOW FULL COLUMNS FROM `jrk_member` [ RunTime:0.001222s ]
SELECT `id`,`username`,`userhead`,`usertime` FROM `jrk_member` WHERE `status` = 1 ORDER BY `usertime` DESC LIMIT 10 [ RunTime:0.003581s ]
SHOW FULL COLUMNS FROM `jrk_searchrecords` [ RunTime:0.001058s ]
SELECT * FROM `jrk_searchrecords` WHERE `status` = 1 ORDER BY `num` DESC LIMIT 5 [ RunTime:0.003168s ]
SELECT aid,title,count(aid) as c FROM `jrk_downrecords` GROUP BY `aid` ORDER BY `c` DESC LIMIT 10 [ RunTime:0.014532s ]
SHOW FULL COLUMNS FROM `jrk_articles` [ RunTime:0.001282s ]
UPDATE `jrk_articles` SET `hits` = 1 WHERE `id` = 163630 [ RunTime:0.001254s ]
