首页| JavaScript| HTML/CSS| Matlab| PHP| Python| Java| C/C++/VC++| C#| ASP| 其他|
购买积分 购买会员 激活码充值

您现在的位置是:虫虫源码 > 其他 > made a ModelSim simulation based on the Verilog source code

made a ModelSim simulation based on the Verilog source code

  • 资源大小:73.15 kB
  • 上传时间:2021-06-30
  • 下载次数:0次
  • 浏览次数:0次
  • 资源积分:1积分
  • 标      签: 嵌入式系统 others

资 源 简 介

发一个基于ModelSim仿真的Verilog源代码包-made a ModelSim simulation based on the Verilog source code

文 件 列 表

keyscan
work
keyscan_test
keyscan
keyscanprj.mpf
vsim.wlf
keyscan.v
keyscan_test.v
modelsim.tcl
keyscanprj.cr.mti
work
convlen3_test
ser2par
covlen
convlen_test.v
dff.v
convl_en.v
covlen3
work
convl3_en
dff.v
convl3_en.v
convlen3_test.v
ASIC_Book_Encoder.mpf
vsim.wlf
ASIC_Book_Encoder.cr.mti
covlen2
work
conv_encode
ConvEncdTestBnch.v
ConEncdJprj.mpf
ConvEncdJA.bak
ConvEncdJA.v
vsim.wlf
ConEncdJprj.cr.mti
HDL_exmple
EX1_MUX
EX2_CNT
EX3_ADD
EX4_VHDL
TRAFFIC.VHD
EX4_VHDL
VIP VIP
0.171452s