基于FPGA的交通灯的设计 有Verilog HDL 源码、仿真图与引脚配置图，已下载实现
-FPGA-based design of traffic lights have Verilog HDL source code, simulation map with pin configuration map has been downloaded realize
SHOW FULL COLUMNS FROM `jrk_downrecords` [ RunTime:0.001331s ]
SELECT `a`.`aid`,`a`.`title`,`a`.`create_time`,`m`.`username` FROM `jrk_downrecords` `a` INNER JOIN `jrk_member` `m` ON `a`.`uid`=`m`.`id` WHERE `a`.`status` = 1 GROUP BY `a`.`aid` ORDER BY `a`.`create_time` DESC LIMIT 10 [ RunTime:0.087668s ]
SHOW FULL COLUMNS FROM `jrk_tagrecords` [ RunTime:0.001178s ]
SELECT * FROM `jrk_tagrecords` WHERE `status` = 1 ORDER BY `num` DESC LIMIT 20 [ RunTime:0.002090s ]
SHOW FULL COLUMNS FROM `jrk_member` [ RunTime:0.001232s ]
SELECT `id`,`username`,`userhead`,`usertime` FROM `jrk_member` WHERE `status` = 1 ORDER BY `usertime` DESC LIMIT 10 [ RunTime:0.003736s ]
SHOW FULL COLUMNS FROM `jrk_searchrecords` [ RunTime:0.001006s ]
SELECT * FROM `jrk_searchrecords` WHERE `status` = 1 ORDER BY `num` DESC LIMIT 5 [ RunTime:0.003338s ]
SELECT aid,title,count(aid) as c FROM `jrk_downrecords` GROUP BY `aid` ORDER BY `c` DESC LIMIT 10 [ RunTime:0.015110s ]
SHOW FULL COLUMNS FROM `jrk_articles` [ RunTime:0.001273s ]
UPDATE `jrk_articles` SET `hits` = 1 WHERE `id` = 121578 [ RunTime:0.001336s ]
